An analysis here of the logic architecture of a very important machine - running at 10MHz in 1964, and of course using discrete transistors throughout - just one transistor per logic gate:
See also the discussion on HN.
Edit: and see also the web page The CDC 6600 Architecture which has more good links.
via @wazoox on diaspora and also via the TTLers chatroom on hackaday.io